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Abstract: A new circuit structure and control method for a high power interleaved dual-buck 
inverter are proposed. The proposed inverter consists of six switches, four diodes and two 
inductors, uses a dual-buck structure to eliminate zero-cross distortion, and operates in an 
interleaved mode to reduce the current stress of switch. To reduce the total harmonic distortion at 
low output power, the inverter is controlled using discontinuous-current-mode control combined 
with continuous-current-mode control. The experimental inverter had a power-conversion 
efficiency of 98.5% at output power = 1300 W and 98.3% at output power = 2 kW, when the inverter 
was operated at an input voltage of 400 VDC, output voltage of 220 VAC/60 Hz, and switching 
frequency of 20 kHz. The total harmonic distortion was < 0.66%, which demonstrates that the 
inverter is suitable for high-power dc-ac power conversion. 
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1. Introduction 
The full-bridge inverter (FBI, Figure 1a) is widely used for dc-ac power conversion because of 
its simple structure and easy control [1]. An FBI uses sinusoidal modulation of the switching duty to 
produce an alternating output voltage. The FBI has a shoot-through problem [2], which occurs when 
the high side and low side switches (S1 and S4, or S3 and S2) are turned on at the same time; this 
problem can cause serious circuit damage. The shoot-through problem can be solved by inserting a 
dead-time between the gate pulses of the high and low side switches, but inserting a dead-time 
changes the effective switching duty ratio and increases zero-cross distortion (ZCD) [3]. The FBI has 
the other disadvantage of requiring high-rated switches and large output filters [4,5]. 
Various dual-buck inverters [6–15] have been proposed to remedy the disadvantages of the FBI. 
The dual-buck inverters use freewheeling diodes to solve the shoot-through problem but have high 
output current ripple. The interleaved dual-buck inverter (IDBI) in [9], as shown in Figure 1b, is 
basically a parallel connection of four buck converters. In this inverter, SU1 and SU2 operate to generate 
positive sinusoidal voltage, SD1 and SD2 operate to generate negative sinusoidal voltage, and the 
switching-phase differences between SU1 and SU2 and between SD1 and SD2 are set to 180°. Thus, the 
current of SU1 is interleaved with that of SU2, and the current of SD1 is interleaved with that of SD2. 
Using an interleaved mode reduces conduction losses, output current ripple, and current stress in 
switches and diodes. IDBI requires four inductors, so it is expensive and bulky. When IDBI uses 
typical sinusoidal pulse width control and operates at a low output power Po, IDBI has much higher 
total harmonic distortion (THD) of the output current than that of the FBI.  
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Figure 1. Circuit structure of dc-ac inverters: (a) full-bridge inverter (FBI) and (b) interleaved dual-
buck inverter of [9] (IDBI [9]). 
The inverter proposed in this paper (Figure 2) is a modified IDBI. This inverter inherits the IDBI’s 
advantages but uses two reverse-current-protection diodes DD3 and DU3 to reduce the number of 
inductors and a new control method to reduce the THD of the output current. The proposed inverter 
operates in discontinuous conduction mode (DCM) [16] when the output current is below the 
threshold; otherwise, it operates in continuous conduction mode (CCM). The circuit structure and 
principle of operation are described in Section 2, experimental results and discussions are given in 
Section 3, and a conclusion is given in Section 4. 
2. Proposed Interleaved Dual-buck Inverter 
2.1. Circuit Structure and Principle of Operation 
The proposed inverter (Figure 2) uses two dual-buck legs (leg 1: SU1, DU1; leg 2: SU2, DU2) to 
generate Vgrid ≥ 0 V, two dual-buck legs (leg 3: SD1, DD1; leg 4: SD2, DD2) to generate Vgrid < 0 V, two 
blocking diodes (DU3, DD3) to prevent the current flowing through the body diode of switch during 
freewheeling mode, and two unfolding switches (SU3, SD3) to determine the polarity of the output 
current. Legs 1 and 4 are connected to L1, and legs 2 and 3 are connected to L2. Therefore, the proposed 
inverter requires two inductors, unlike interleaved dual-buck inverters, which have four legs and one 
inductor per leg. The proposed inverter works with the switching states and leg voltages VAN_on and 
VAN_off in Table I. Leg switches SU1, SU2, SD1, and SD2 operate at a fixed switching frequency fs = 1/Ts, 
where Ts is the switching period. The switching duty D is varied to produce a sinusoidal output 
voltage )sin()( tVtV ggrid  . 
 
Figure 2. Circuit structure of the proposed inverter. 
The simplified gate signals (Figure 3) for the proposed inverter show that legs 1 and 2 operate 
for Vgrid > 0 V and legs 3 and 4 operate for Vgrid < 0 V. SU3 turns for Vgrid ≥ 0 V and SD3 turns on for Vgrid 
< 0 V. To obtain interleaved dual-buck operation, the switching phase differences between SU1 and 
SU2 and between SD1 and SD2 are set to Ts/2. The difference in switching phases reduces ZCD and 
prevents shoot-through without inserting dead time between switching pulses (Table 1).  
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Table 1. Switching states and input voltages for inductors in the proposed inverter. 
Vgrid ≥0 V <0 V 
SU1 ON/OFF OFF 
SU2 ON/OFF OFF 
SU3 ON OFF 
SD1 OFF ON/OFF 
SD2 OFF ON/OFF 
SD3 OFF ON 
VAN_on Vin −Vin 
VAN_off 0 0 
 
Figure 3. Simplified gate signals of the proposed inverter. 
When Vgrid > 0 V, the current iL1 and voltage VL1 waveforms of the inductor L1 (Figure 4a) consist 
of three operating modes: Mode 1 during which the input energy is delivered to L1 and the load; 
Mode 2 during which the stored energy in L1 is delivered to the load; and Mode 3 during which the 
stored energy in L1 = 0; Mode 3 occurs only when the inverter operates in DCM.  
Mode 1 starts at sTnt )1(0   by turning on SU1 (Figure 4b), where the integer n  is a switching 
sequence number. During this mode, the output voltage ANV  of leg 1 is inV . The inductor current 
)(1 tiL  increases as t increases, because 01  gridANL VVV  V and 
dttV
L
titi
t
t
LLL )(
1
)()(
0
1
1
011  . (1) 
Mode 2 starts at sTDnt )1(1   by turning off SU1 (Figure 4c). During this mode, ANV  is 0 V. 
)(1 tiL  decreases as t increases because 01  gridANL VVV  V and 
dttV
L
titi
t
t LLL
)(
1
)()(
1
1
1
111  . (2) 
Mode 3 starts at sTnt )1(2   where sT  is duration of 0)(1 tiL , when DU1 is turned off 
(Figure 4d). This mode is skipped when 1 , i.e., when the inverter is operating in CCM. During 
this mode, gridAN VV   because 0)(1 tiL  and the energy stored in L1 is 0. 
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Figure 4. Theoretical waveforms and circuit diagrams for leg 1: (a) VL1 and iL1 for DCM and CCM 
operation, (b) circuit diagrams for Mode 1, (c) circuit diagrams for Mode 2, and (d) circuit diagrams 
for Mode 3. 
The voltage ANV  of node A with respect to node N equals to )(1 tVV Lgrid  . The switching states 
(Table I) produce inAN VV   in Mode 1, 0ANV  V in Mode 2, and gridAN VV   in Mode 3. The 
average of ANV  for one switching period is expressed as 
dt
di
LVVVV
avgL
gridavgLgridavgAN
_1
1_1_  . (3) 
SU1 operates with a switching duty of D = DSU1. avgANV _  can also be expressed as 
  11_ gridSUinavgAN VDVV , (4) 
because VAN = Vin in Mode 1, VAN = 0 V in Mode 2, and VAN = Vgrid in Mode 3. Solving for   using (3) 
and (4) yields 
dt
di
V
L
V
DV avgL
gridgrid
SUin _111  . (5) 
avgLi _1  is calculated using Equations (1) and (2) as 







 
 sSU
gridin
LavgL TD
L
tVV
tii 1
1
0
01_1
2
)(
)( . (6) 
To achieve a power factor of 1, the time average of output current avgoi _  should be )sin( tI o 
for )sin()( tVtV ggrid  . The inverter has LLL  21 and operates in interleaved dual-buck mode, so 
avgLavgo ii _1_ 2 . When the inverter operates in DCM, 1SUD  at 0tt   to produce sinusoidal avgoi _  
is obtained using Equations (5) and (6),  sf2  and 0)( 01 tiL  as 
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When the inverter is operating in CCM, 1  and 1SUD  at 0tt   is obtained using Equation (5) as 
in
o
in
g
SU
V
tLI
V
tV
D
2
)cos()sin(
1

 . (8) 
The DCM interval during which the inverter operates in DCM is calculated using Equations (5), (7), 
and 1  as 



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when Vgrid increases, and 
 
















  t
TV
LI
V
V
sg
o
g
in 1sin 1 , (10) 
when Vgrid decreases.  
The condition for operating the inverter only in CCM is obtained by setting the argument of 
arcsine in Equations (9) and (10) less than 0, and is given as  
L
TV
I
sg
o  , (11) 
and the condition for operating the inverter only in DCM is obtained by setting the argument of 
arcsine in Equations (9) and (10) greater than 1, and is given as  









in
gsg
o
V
V
L
TV
I 1 . (12) 
The waveforms iL2 and VL2 of the inductor L2 for Vgrid > 0 V are the same as iL1 and VL1 except that 
they are delayed by Ts/2.  
The waveforms iL1, VL1, iL2, and VL2 for Vgrid < 0 V are identical to the waveforms iL2, VL2, iL1, and VL1 
for Vgrid > 0 V, respectively, except that the polarity is reversed. 
2.2. Design Constraint for L1 and L2 
The inverter must operate at max,oo II  . The highest switching duty max_1SUD  of SU1 is 
calculated using Equation (8) as 
1
2
)(4 2max_
2
max_1 


in
og
SU
V
LIV
D

 (13) 
which results in the upper bound of LLL  21  as  
max_
222
o
gin
I
VV
L


 . (14) 
This condition gives 44.103L mH when 2oP  kW and 9.12max_ oI  A.  
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The current and voltage waveforms for 2L  are same as those for 1L , except the time delay by 
2/sT ; hence, the output current ripple rippleoi _  of the proposed inverter can be calculated using 
Equations (1), (2) and (8) as  
 DD
L
TV
i sinrippleo 21_  . (15) 
for 0 < D < 1/2 and 
  121_  DD
L
TV
i sinrippleo . (16) 
for 1/2 < D < 1; the highest rippleoi _  occurs at D = 1/4 or 3/4. After allowing the highest rippleoi _  of 1 
A at Po = 2 kW and 20sf  kHz (this condition corresponds to THD < 3%), the lower bound of L is 
obtained using Equations (15) and (16) as 
5.2
8 max__

rippleo
sin
i
TV
L  mH. (17) 
5.2min L mH was used in the experimental inverters to minimize the inductor size. 
2.3. Controller Design 
The controller (Figure 5) was designed using Texas Instrument’s TMS320F28335 digital signal 
processor (DSP). This controller inputs Vgrid, io_avg, and Vin and uses the D-Q axis control method [17] 
to produce gating signals SU1 − SU3 and SD1 − SD3 that can generate a sinusoidal io_avg. The controller 
consists of a phase-locked loop (PLL), a D-Q axis controller, and a gate pulse generator. The DSP 
operates at a clock frequency fclk = 1/Tclk = 150 MHz and the sampling frequency is the same as the 
switching frequency fs = 1/Ts = 20 kHz. Thus, the sampling sequence number n is in the range of 0 ≤ n 
≤ 332 when the grid frequency f = 2 = 60 Hz, and clock sequence number j is in the range of 0 ≤ j ≤ 
7499.  
 
Figure 5. Block diagram of the control circuit for the proposed inverter. 
The PLL (Figure 6) sets n = 0 and starts to operate when Vgrid = 0 and the enable signal EN = 1. 
This circuit inputs Vgrid and estimates the amplitude Vg and phase t ˆˆ   of Vgrid. Using 
])[sin(][ nVnV ggrid  , the PLL generates a virtual grid-voltage Vgrid_qs as  
Energies 2020, 13, 1531 7 of 19 



n
i
spllipllp ieTknek
0
__ ][][  

n
i
s iT
0
][ˆ
 
Figure 6. Block diagram of the phase locked loop. 
])[cos(][_ nVnV gqsgrid   (18) 
]0[ˆ  has been set to 0 if Vgrid_qs [0] ≥ 0 and to  otherwise. Thus, the initial estimation error 
]0[ˆ]0[]0[  e  is very small. Vgrid and Vgrid_qs are transformed into the voltages Vgrid_d and Vgrid_q in 
the synchronous reference frame as 


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












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
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



qsgrid
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V
V
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V
V
_
_
_
_
])[ˆsin(])[ˆcos(
])[ˆcos(])[ˆsin(


 (19) 
Because 
  ggdgrid VnnVV  ][ˆ][cos_   (20) 
   ][ˆ][][ˆ][sin_ nnVnnVV ggqgrid    (21) 
when ][][ˆ nn   , Vg and ][ˆ][][ nnne    can be calculated using Equations (20) and (21). The 
PLL loop filter for a proportional-integral (PI) control produces 
 
 







n
m
m
i
spllipllpsets ieTkmekTn
0 0
__ ][][][
ˆ
  (22) 
This equation is equivalent to 
ip
set
ip
ip
ksks
s
ksks
ksk
s





22
)()(ˆ


 (23) 
in the s-domain, where s is the complex frequency. The final value theory )(ˆ)(ˆ limlim
0
tss
ts


 of the 
Laplace transform yields )()(ˆ limlim tt
tt


 , i.e., t ˆ under steady state. (kp = 2000 and ki = 0.1 
have been chosen for the experimental inverter; these values result in at a zero at s = −0.00005 and 
two poles at s ≈ −0.00005 and −2000, so the loop filter operates as a first-order system with a cutoff 
frequency fc ≈ 2000/2 Hz = fs/20≈ 5 × 60 Hz.) 
The D-Q axis controller (Figure 7) consists of a CCM duty-calculator and a duty compensator. 
The CCM duty-calculator inputs io_avg and Vin from the inverter, and ˆ  and Vg from the PLL. In the 
CCM duty-calculator, io_avg = io_ds is delayed by /2 to obtain the virtual current io_qs of io_avg. The D-Q 
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transformation separates io_avg into a D component Io_d parallel to the grid voltage and a Q component 
Io_q orthogonal to the grid voltage: 



n
i
dsidp ieTknek
0
][][



n
i
dsidp ieTknek
0
][][
 
Figure 7. Block diagram of the D-Q axis controller. 
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For given I0_d and Io_q, the circuit topology results in the D-Q components of VAN in the 
synchronous reference frame as 
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and the D-Q components of the switching duty as 
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, (26) 
because dindAN DVV _  and qinqAN DVV _ . The D-Q axis controller inputs Io_d_ref and Io_q_ref as the 
reference values of Io_d and Io_q, respectively, and calculates the errors dorefdod IIne ___][   and 
qorefqoq IIne ___][  . Then, the controller generates the D-Q components of the switching duty for 
CCM operation: 

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Both D and Q components have equivalent closed-loop transfer function in the s-domain as  
)(
)(
)(
)(
)(
2
__
_
__
_
sH
kskLs
ksk
sI
sI
sI
sI
ip
ip
refqo
qo
refdo
do



 . (28) 
kp = 5 and ki = 25 have been chosen for the H(s) of the experimental inverter. These values result in a 
zero at s = −5 and two poles at s ≈ −5.012, s ≈ −1944.99. The zero at s = −5 is close enough to cancel the 
pole at s ≈ −5.012; hence, H(s) operates like a first-order system with a cutoff frequency fc ≈ 2000/2 
Hz = fs/20≈ 5 × 60 Hz [18]. 
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To operate the inverter with a power factor of 1, the reference inputs must be Io_d_ref = Io = 2Po/Vg 
and Io_q_ref = 0; therefore, Io_d  Io_d_ref = Io and Io_q  Io_q_ref = 0 under steady state. Thus, the inverse D-Q 
transform produces the switching duty DCCM for CCM operation as  
in
o
in
g
qddsCCM
V
tLI
V
tV
tDtDDD
2
)cos()sin(
)cos()sin(

   (29) 
that is given in Equation (8). 
The duty compensator inputs Vin from the inverter, ˆ  and Vg from the PLL, and Io_d_ref from 
CCM duty-calculator. Then, the compensator uses in Equations (7) and (8) to calculate the steady-
state duty difference D between the switching duties for CCM and DCM operations. D is given by 
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4
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The time fraction in Equation (5) for which 0Li  is calculated using Equation (7) as 
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This equation shows that the switching duty in Equation (7) for DCM operation is always smaller 
than the one in Equation (8) for CCM operation. Thus, the controller uses 
][][][][1 nDnDnDnD CCMSU   when D[n] < 0, and the inverter operates in DCM. Otherwise, the 
controller sets D[n] = 0, and the inverter operates in CCM. 
The gate pulse generator (Figure 8) inputs DSU1 form the D-Q axis controller and generates gate 
pulses for SU1 − SU3 and SD1 − SD3. In the gate pulse generator, two saw-tooth-signals Sc[j] and Scp[j] are 
generated using two 16-bit up/down (U/D) counters; at each clock (clk) edge, the outputs Sc[j] and 
Scp[i] of U/D counters increase by 1 when U/D = UP and decrease by 1 when U/D = DOWN. Initial 
values of saw-tooth signals are Sc[0] = 0, Scp[0] = Ts/(2Tclk), U/D1[0] = UP, and U/D2[0] = DOWN to yield 
an interleave operation. 
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Figure 8. Block diagram of the gate pulse generator. 
At each clock edge, Sc[j] increases by 1 for nTs ≤ t < (n+(1/2))Ts during which U/D1 is UP, and Sc[j] 
decreases by 1 for (n+(1/2))Ts ≤ t < (n+1)Ts during which U/D1 is DOWN. When Sc[j] < 0, U/D1 changes 
to UP and the next sequence begins. Scp[j] decreases by 1 for nTs ≤ t < (n+(1/2))Ts during which U/D2 is 
DOWN, and Scp[j] increases by 1 for (n+(1/2))Ts ≤ t < (n+1)Ts during which U/D2 is UP. U/D2 changes 
to DOWN when Scp[j] < 0, and the next sequence begins. Thus, Scp[j] is a time-delayed signal of Sc[j] 
by Ts/2, the maximum values of Sc[j] and Scp[j] are Ts/(2Tclk), and the minimum values of Sc[j] and Scp[j] 
are 0. To generate PWM signals using the saw-tooth signals, a reference signal Rh[n] is generated 
using DSU1 and Ts/(2Tclk) as 
][
2
][ 1 nD
T
T
nR SU
clk
s
h  . (33) 
Rh[n] is stored in the shadow register of the PWM generation module in TMS320F28335 and 
transferred to the comparator reference-input Ref[n] when SC[j] = 0. Two comparators check the sign 
of Vgrid[n]: C3 = 1 and C4 = 0 for Vgrid[n] ≥ 0, otherwise C3 = 0 and C4 = 1 (Table 2). The other comparators 
output two PWM signals: C1 = 1 for Ref[n] > Sc[j] and C2 = 1 for Ref[n] > Scp[j]. Finally, the logic gates 
produce gate control pulses SU1 = C1∙C3, SU2 = C2∙C3, SU3 = C3, SD1 = C1∙C4, SD2 = C2∙C4, and SD3 = C4. 
Table 2. Input and output relationship of comparator array. 
Output i + n i − n 
C1 Ref[n] Sc[j] 
C2 Ref[n] Scp[j] 
C3 Vgrid[n] 0 
C4 0 Vgrid[n] 
3. Experimental Results and Discussions 
The proposed inverter (Figure 9a, Table 3) was designed to operate at Vin = 400 VDC, Vgrid = 220 
VAC/60 Hz and 150 W ≤ Po ≤ 2 kW, and it was fabricated and tested using the calculated circuit 
parameters. An IDBI [9] (Figure 9b, Table 3) and an FBI [1] (Figure 9c, Table 3) were also fabricated 
and tested for comparison; the circuit elements for these inverters were the same as those for the 
proposed inverter. The control circuits for all experimental inverters were implemented using the 
TMS320F28335 digital signal processor (DSP) from Texas Instruments. 
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(c) 
Figure 9. Photographs of the experimental inverters: (a) proposed inverter, (b) interleaved dual buck 
inverter (IDBI), and (c) full bridge inverter (FBI). 
Table 3. Components for the experimental inverters. 
Components IDBI [9] FBI Proposed Inverter 
HF Switches 
Name FCH110N65F FCH110N65F FCH110N65F 
Price ($) 5.03 5.03 5.03 
Number 4 (SU1, SU3, SD1, SD2) 4 (S1 - S4) 4 (SU1, SU3, SD1, SD2) 
LF Switches 
Name IXFK80N60P3 - IXFK80N60P3 
Price ($) 5.03 - 5.03 
Number 2 (SU3, SD3) - 2 (SU3, SD3) 
Diodes 
Name 30ETH06 - 30ETH06 
Price ($) 1.59 - 1.59 
Number 
4 (DU1, DU2, DD1, 
DD2) 
- 
6 (DU1 − DU3, DD1 − 
DD3) 
Inductor core 
Part 
Name 
EER6062 EC90 EER6062 
Price ($) 4.94 16.17 4.94 
Number 4 2 2 
Electrolytic 
capacitor 
Part 
Name 
EKMR451VS 
N681MA50S 
EKMR451VS 
N681MA50S 
EKMR451VS 
N681MA50S 
Price ($) 2.68 2.68 2.68 
Number 8 8 8 
Total costs ($) 77.74 73.9 71.04 
The proposed inverter uses two inductors, whereas the IDBI uses four inductors, and the 
proposed inverter uses a small inductor core (EER6062), whereas the FBI uses a large inductor core. 
The fabricated inverters had a circuit volume of 160mm × 250 mm × 43.9 mm for the proposed 
inverter, 450 mm × 550 mm × 43.9 mm for the IDBI, and 380mm × 550 mm × 78.0 mm for the FBI; the 
proposed inverter reduced 83.8% of the circuit volume compared with the IDBI, and 89.3% compared 
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with the FBI. The circuit cost was $71.04 for the proposed inverter, $77.74 for the IDBI, and $73.9 for 
the FBI; the proposed inverter saved 8.62% of the circuit cost compared with the IDBI, and 3.87% 
compared with FBI. 
To verify operation of the proposed inverter, the waveforms of switch-control pulses (Figure 
10a) were measured at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, Po = 2 kW, and fs = 20 kHz. These 
waveforms show that the switches operated according to the switching states in Table I; when Vgrid > 
0 V, SU1 and SU2 operated in PWM mode, SU3 stayed ON and other switches stayed OFF; when Vgrid < 
0 V, SD1 and SD2 operated in PWM mode, SD3 stayed ON and other switches stayed OFF. The inductor 
currents iL1 and iL2, and the leg voltages VGS_SU1 and VGS_SU2 (Figure 10b) show that the inverter operated 
in an interleaved mode; the phase differences between iL1 and iL2, and between VGS_SU1 and VGS_SU2 were 
Ts/2. These switching states produced the sinusoidal leg voltage VAN (Figure 10c). 
 
(a) 
 
(b) 
 
(c) 
Figure 10. Experimental waveforms of proposed inverter, measured at Vin = 400 VDC, Vgrid = 220 VAC/60 
Hz, fs = 20 kHz, and Po = 2 kW: (a) gate input pulses, (b) VGS_SU1, V GS_SU2, iL1, and iL2, and (c) io, VAN, and 
Vgrid. 
e  vs. oP  (Figure 11) was measured at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, 150 W ≤ Po ≤ 2 kW, 
and fs = 20 kHz and 40 kHz, using a PW3336 (HIOKI E.E. Co.) power meter. At fs = 20 kHz, the 
proposed inverter had e > 98% for 500oP W, but e  for oP < 500 W decreased as oP  
decreased because the inverter operated in DCM. The highest power conversion efficiency maxe  of 
the proposed inverter was 98.5% at Po = 1300 W when the power loss PDSP of the gate control/drive 
circuit was included. ( maxe = 99.2% at Po = 500 W when PDSP was excluded.) The FBI does not use the 
interleaved buck inversion; hence, the switching and conduction losses in the current path were 
higher in the FBI than in the proposed inverter; as a result, the FBI had the lowest e  among the 
inverters tested. The IDBI has a circuit structure similar to the proposed inverter and operates in 
interleaved mode, so e  of the IDBI was very close to that of the proposed inverter. However, the 
proposed inverter requires two inductors to operate the inverter in interleaved mode, while the IDBI 
requires four inductors; hence, the proposed inverter can be implemented in a smaller size. 
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(a) 
 
(b) 
Figure 11. ηe vs. Po for the experimental inverters operating at (a) fs = 20 kHz and (b) fs = 40 kHz: 
measured at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, and Qo = 0 VAR. The power loss PDSP in the control 
circuit was included in ηe measurement. 
Losses (Figure 12) of the experimental inverters were analyzed at Vin = 400 VDC, Vgrid = 220 VAC/60 
Hz, fs = 20 kHz, Po = 2 kW and 150 W, and reactive output power Qo = 0 volt-ampere-reactive (VAR). 
The switching losses PSW were 13.2 W for proposed, 13.89 W for IDBI, and 29.71 W for FBI at Po = 2kW, 
and PSW were 2.18 W for proposed, 2.48 W for IDBI, and 8.42 W for FBI at Po = 150 W. The inverters 
operated at VSW = Vin and NSW = 666 for proposed and IDBI, and VSW = Vin and NSW = 1333 for FBI, where 
Nsw is the total switching number for one cycle of Vgrid. Thus, the proposed inverter and IDBI had the 
lowest PSW. The inductor loss PIND was 9.25 W for proposed, 10.33 W for IDBI, and 66.32 W for FBI at 
Po = 2kW and 0.155 W for proposed, 0.162 W for IDBI, and 0.66 W for FBI at Po = 150 W. The proposed 
inverter uses interleaved inputs; hence, the inductor current iL is half of the iL of FBI. Moreover, the 
proposed inverter uses small inductors with fewer turns than that of the FBI. Thus, FBI had the 
highest PIND. The diode loss PD was 7.04 W for proposed, 6.45 W for IDBI, and 0 for FBI at Po = 2 kW, 
and PD was 0.907 W for proposed, 0.885 W for IDBI, and 0 for FBI at Po = 150 W. The power loss PDSP 
of the gate control/drive circuit was 6.02 W for proposed, 6.19 W for IDBI, and 6.48 W for FBI at both 
Po = 150 W and Po = 2 kW. The total power loss Ploss at Po = 2 kW was 35.53 W for proposed, 36.87 W 
for IDBI, and 102.51 W for FBI, and the power conversion efficiency e  at Po = 2 kW was 98.2% for 
proposed, 98.1% for IDBI, and 94.9 % for FBI. Ploss at Po = 150W was 9.279 W for proposed, 9.717 W for 
IDBI, and 15.5 W for FBI, and e  at Po = 150 W was 93.8% for proposed, 93.5% for IDBI, and 89.6 % 
for FBI. 
 
(a) 
 
(b) 
Figure 12. Power losses in the experimental inverters at (a) Po = 2 kW and (b) Po = 150W: calculated 
using PSPICE at Vin = 400 VDC, Vgrid = 220 VAC / 60 Hz, fs = 20 kHz, and Qo = 0 VAR. 
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The temperature SWT  of switch vs. time of operation (Figure 13) was measured while operating 
the experimental inverters at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, Po = 2 kW, and fs = 20 kHz. SWT  was 
stabilized at ~52 °C (SU1, SU2, SD1, SD2) and ~55 °C (SU3, SD3) in the proposed inverter, ~54 °C (SU1, SU2, 
SD1, SD2) and ~58 °C (SU3, SD3) in the IDBI, and at ~110 °C in FBI. PSW at Po = 2 kW were 13.2 W for 
proposed, 13.89W for IDBI, and 29.71 W for FBI; therefore, Tsw of the proposed inverter and IDBI was 
half that of FBI. 
THD of oi  vs. Po (Figure 14) was also measured at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, Po = 150 
W ~ 2 kW, and fs = 20 kHz. THD at Po = 2 kW was 0.66% for proposed and IDBI and 3.25% for FBI; FBI 
had the highest THD because this inverter produced a ZCD during the dead-time period. THD at Po 
= 150 W was 16.6% for IDBI and the proposed inverter when the switching duties for the inverters 
were controlled using the CCM control (given in (8)). At a low Po, the proposed inverter operated in 
DCM for some time-interval of sinusoidal Vgrid, as discussed in Section 2.2. This operation produced 
a distortion in Io when the inverters were operated under CCM control only. 
 
Figure 13. Switch temperature TSW vs. time of operation, measured at Vin = 400 VDC, Vgrid = 220 VAC/60 
Hz, fs = 20 kHz, Po = 2 kW, and Qo = 0 VAR. 
 
(a) 
0.63%
7.24%
3.51%
7.41%
3.98%
fs = 40kHz
 
(b) 
Figure 14. Total harmonic distortion (THD) of io vs. Po for the experimental inverters operating at (a) 
fs = 20 kHz and (b) fs = 40 kHz: measured at Vin = 400 VDC and Vgrid = 220 VAC/60 Hz. 
When the switching duties for IDBI and the inverters were controlled using the proposed 
DCM+CCM control (a combination of the CCM control and the DCM control given in Equation (7)), 
the THD at Po = 150 W was reduced to 4.1% because the combined DCM+CCM control reduced the 
distortion in Io significantly. 
When fs was increased to 40 kHz, THD of io at Po = 2 kW was 0.63% for proposed and IDBI and 
7.24% for FBI. The FBI nearly doubled the THD at fs = 40 kHz compared to the value at fs = 20 kHz, 
because the change increased the effect of dead-time on the switching duty. The THD at Po = 150 W 
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was 7.41% for the proposed inverter using CCM control, 3.98% for the proposed inverter using 
DCM+CCM control, and 3.51% for FBI. The DCM operating time was reduced at higher fs (Equations 
(9) and (10)); hence, THD of the proposed inverter decreased as fs increased; a DCM control near the 
zero crossing point increased iL. In contrast, the THD for FBI increased as fs increased because the 
impact of dead-time on the switching duty increased. 
The waveforms of io and io_avg for the experimental inverters (Figure 15) were measured at Vin = 
400 VDC, Vgrid = 220 VAC/60 Hz, fs = 20 kHz, Po = 150 W, Qo = 0 VAR, and Io = 0.95 A. The cutoff frequency 
of the low-pass filter for io_avg measurement was 2 kHz (=fs/10). The inverters were controlled using 
 
(a) 
 
(b) 
 
(c) 
 
(d) 
 
(e) 
 
(f) 
Figure 15. Waveforms of io and io_avg measured at at Vin = 400 VDC, Vgrid = 220 VAC / 60 Hz, fs = 20 kHz, 
Po = 150 W, Qo = 0 VAR, and Io = 0.95 A: (a) io (Proposed, DCM+CCM), (b) io_avg (Proposed, DCM+CCM), 
(c) io (Proposed, CCM), (d) io_avg (Proposed, CCM), (e) io (FBI, CCM), (f) io_avg (FBI, CCM). 
CCM or DCM+CCM control. The waveforms of io show that the proposed inverter had the lowest 
switching ripple of io, and the waveforms of io_avg show that the DCM+CCM control of the proposed 
inverter achieved the best sinusoidal waveform. The harmonic components of io (Figure 16) show that 
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harmonics of io of FBI were slightly higher than those of the proposed inverter because the proposed 
inverter operated as an interleaved dual buck inverter. 
 
Figure 16. Harmonic components of io; measured at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, fs = 20 kHz, 
Po = 150 W, Qo = 0 VAR, and Io = 0.95 A. 
The dynamic responses of the proposed inverter (Figure 17) were measured for a step change of 
Po from 2 kW to 1 kW and a step change of Po from 1 kW to 2 kW; the operating conditions for this 
measurement were Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, fs = 20 kHz, and Qo = 0 VAR. For both Po 
changes, the output current io did not overshoot, and the transient time of io was < 2 ms, which is ~1/8 
of the sinusoidal period at 60 Hz. PF, THD, and io of the proposed inverter were measured for Po = 
666.6 W, 1.333 kW, and 2 kW at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, fs = 20 kHz, and line impedance Z 
= 0.4 + j0.25 Ω. The measured PF was 0.9973 at Po = 666.6 W (33% of the rated power), 0.9985 at Po = 
1.333 kW (66% of the rated power), and 0.9992 at Po = 2 kW (100% of the rated power). The measured 
THD of io was 4.20% at Po = 666.6 W, 3.68% at Po = 1.333 kW, and 3.43% at Po = 2 kW. These results 
fulfill most grid-connected inverter standards for renewable energy [19–22]. 
 
(a) 
 
(b) 
Figure 17. Step responses of the proposed inverter at Vin = 400 VDC, Vgrid = 220 VAC/60 Hz, fs = 20 kHz, 
and Qo = 0 VAR: (a) for a decrease of Po from 2 kW to 1 kW and (b) for an increase of Po from 1 kW to 
2 kW. 
Comparisons (Table 4) of the circuit parameters and experimental results demonstrate the 
superiority of the proposed inverter. The proposed inverter has the following advantages: 1) 
proposed inverter requires two inductors, whereas IDBI requires four inductors; hence, the proposed 
inverter can be implemented with lower cost and smaller volume than IDBI; 2) it uses interleaved 
operation, which reduces the current stress of the switch by 1/2 of that in FBI; 3) the number of 
switching for one period of Vgrid in the proposed inverter is 1/2 of that in FBI; hence, the switching 
loss is reduced; and 4) e  at oP  = 2 kW is as high as 98.3%, compared to 95.0% for FBI. These 
advantages indicate that the proposed inverter is useful for high-power dc-ac power conversion. 
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Table 4. Circuit parameters and experimental results for experimental inverters. Parenthesis contain 
peak switch voltages and currents measured at Vin = 404 V. 
Circuit Parameters 
Proposed 
Inverter 
IDBI [9] FBI 
# of switches 6 6 4 
# of diodes 6 4 0 
# of inductors 2 4 2 
Vsw,max 
Unfolding Vin (404 V) Vin (404 V) - 
Switching Vin (413 V) Vin (415 V) Vin (423 V) 
Isw,max 
Unfolding Io (13.1 A) Io (13.5 A) - 
Switching Io/2 (5.8 A) Io/2 (6.0 A) Io (13.5 A) 
Inductance 2.5 mH 2.5 mH 2.5 mH 
THD at Po = 2 kW 0.66% 0.66% 3.25% 
Maximum efficiency 98.5% 98.4% 95.2% 
Efficiency at Po = 2 
kW 
98.3% 98.2% 95.0% 
4. Conclusion 
This paper proposes an inverter that can achieve high power conversion efficiency ηe at high 
output power Po. The inverter uses a dual-buck structure to eliminate zero-cross distortion, operates 
in an interleaved mode to reduce the current stress of switch, and uses DCM + CCM combined control 
to reduce the output current distortion at low output power. The size and weight of the circuit are 
reduced by decreasing the number of inductors and by using blocking diodes; the proposed inverter 
could reduce 83.8% of the circuit volume compared with IDBI and 89.3% compared with FBI, and it 
could save 8.62% of the circuit cost compared with IDBI and 3.87% compared with FBI. When the 
experimental inverter was operated at an input voltage of 400 VDC, an output voltage of 220 VAC/60 
Hz, and switching frequency of 20 kHz, ηe was > 94% at 150 W ≤ Po ≤ 2 kW, 98.5% at Po = 1300 W, and 
98.3% at Po = 2 kW. The total harmonic distortion was 0.66% at Po = 2kW. The proposed inverter is 
well-suited for high power dc-ac power conversion. 
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Nomenclature 
41 CC   Output of comparators in the PWM generator. 
D  Switching duty of the proposed inverter. 
dD  Amplitude of 1SUD  parallel to gridV . 
21 , DD DD  Low-side freewheeling diodes of the proposed inverter and IDBI [9]. 
qD  Amplitude of 1SUD  orthogonal to gridV . 
1SUD  Switching duty of 1US in the proposed inverter. 
21 , UU DD  High-side freewheeling diodes of the proposed inverter and IDBI [9]. 
33 , DU DD  Blocking diodes of the proposed inverter. 
qd ee ,  Control errors of doI _  and qoI _  in the D-Q axis controller (A). 
e  Estimation error of ˆ  in the phased locked loop (rad). 
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clkclk Tf ,  
Clock frequency (Hz), and period (s) of TMS320F28335 digital signal 
processor. 
ss Tf ,  Switching frequency (Hz) and period (s). 
21, LL ii  Inductor currents of the proposed inverter (A). 
avgLavgL ii _2_1 ,  Time average of 1Li  and 2Li  of the proposed inverter (A). 
oI  Amplitude of avgoi _  (A). 
avgoi _  Time averaged value of the output current io for one switching period (A). 
doI _  Amplitude of avgoi _  parallel to gridV  (A). 
refqorefdo II ____ ,  Reference values of doI _  and qoI _  for the D-Q axis controller (A). 
qoI _  Amplitude of avgoi _  orthogonal to gridV  (A). 
rippleoi _  Ripple in output current of the proposed inverter (A). 
ip kk ,  Control coefficients94768 for the D-Q axis controller. 
pllipllp kk __ ,  Control coefficients for the phased locked loop. 
21, LL  Output filter inductors (H). 
jn,  Sampling and clock sequence numbers. 
Ref Reference input for the comparator array in the PWM generator. 
41 SS   High frequency switches of FBI [1]. 
cpc SS ,  Counter outputs for PWM. 
21, DD SS  Low-side high frequency switches of the proposed inverter and IDBI [9]. 
3DS  Low-side unfolding switch of the proposed inverter and IDBI [9]. 
21, UU SS  High-side high frequency switches of the proposed inverter and IDBI [9]. 
3US  High-side unfolding switch of the proposed inverter and IDBI [9]. 
swT  Temperature of switches (°C). 
ANV  Leg voltage with respect to the ground (V). 
avgANV _  Time averaged value of ANV  for one switching period (V). 
dANV _  Amplitude of avgANV _  parallel to gridV  (V). 
qANV _  Amplitude of avgANV _  orthogonal to gridV  (V). 
gV  Amplitude of gridV  (V). 
gridV  AC output voltage (AC grid voltage) (V). 
inV  DC input voltage (V). 
21 , LL VV  Voltages across the output filter inductors L1 and L2 (V). 
avgLavgL VV _2_1 ,  Time averaged values of 1LV  and 2LV  for one switching period (V). 
D  Difference of switching duties for CCM and DCM operations. 
sT  Duration of 0)(1 tiL  for one switching period (s). 
  Phase angle of gridV  (rad). 
ˆ  Estimated   by the phased locked loop (rad). 
e  Power conversion efficiency of inverters. 
  Angular frequency of gridV  (rad/s). 
set  Nominal value of   (rad/s). 
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